

LM4947 Boomer® Audio Power Amplifier Series

Mono Class D and Stereo Audio Sub-System with OCL Headphone Amplifier and National 3D

General Description

The LM4947 is an audio subsystem capable of efficiently delivering 500mW (Class D operation) of continuous average power into a mono 8Ω bridged-tied load (BTL) with 1% THD+N, 37mW (Class AB operation) power channel of continuous average power into stereo 32Ω single-ended (SE) loads with 1% THD+N, or an output capacitor-less (OCL) configuration with identical specification as the SE configuration, from a 3.3V power supply.

The LM4947 has six input channels: one pair for a two-channel stereo signal, the second pair for a secondary two-channel stereo input, and the third pair for a differential single-channel mono input. Additionally, the two sets of stereo inputs may be configured as a single stereo differential input (differential left and differential right). The LM4947 features a 32-step digital volume control and eight distinct output modes. The digital volume control, 3D enhancement, and output modes are programmed through a two-wire I²C compatible interface that allows flexibility in routing and mixing audio channels.

The RF suppression circuitry in the LM4947 makes it well-suited for GSM mobile phones and other portable applications in which strong RF signals generated by an antenna (and long output traces) may couple audibly into the amplifier.

The LM4947 is designed for cellular phones, PDAs, and other portable handheld applications. It delivers high quality output power from a surface-mount package and requires only eight external components in the OCL mode (two additional components in SE mode).

Key Specifications

THD+N at 1kHz, 500mW into 8Ω BTL (3.3V)
 THD+N at 1kHz, 37mW into 32Ω SE (3.3V)
 Single Supply Operation (V_{DD})
 12C Single Supply Operation
 2.2 to 5.5V

Features

- I²C Control Interface
- I²C programmable National 3D Audio
- I²C controlled 32 step digital volume control (-59.5dB to +18dB)
- Three independent volume channels (Left, Right, Mono)
- Eight distinct output modes
- Small, 25-bump micro SMD packaging
- "Click and Pop" suppression circuitry
- Thermal shutdown protection
- Low shutdown current (0.1µA, typ)
- RF suppression
- Differential mono and stereo inputs
- Stereo input mux

Applications

- Mobile Phones
- PDAs

Boomer® is a registered trademark of National Semiconductor Corporation.

Typical Application




FIGURE 1. Typical Audio Amplifier Application Circuit-Output Capacitor-less






FIGURE 2. Typical Audio Amplifier Application Circuit-Single Ended

Connection Diagrams



Top View



Top View XY - Date Code TT - Die Traceability G - Boomer Family XX - H1

Pin Descriptions

Bump	Name	Description			
A1	R _{IN2}	Right Input Channel 2 or Right Differential Input -			
A2	L _{IN1}	Left Input Channel 1 or Left Differential Input +			
A3	MIN+	Mono Channel Non-inverting Input			
A4	RHP _{3D1}	Right Headphone 3D Input 1			
A5	RHP _{3D2}	Right Headphone 3D Input 2			
B1	R _{IN1}	Right Input Channel 1 or Right Differential Input +			
B2	L _{IN2}	Left Input Channel 2 or Left Differential Input -			
В3	MIN-	Mono Channel Inverting Input			
B4	L _{HP3D1}	Left Headphone 3D Input 2			
B5	L _{HP3D2}	Left Headphone 3D Input 1			
C1	ADDR	Address Identification			
C2	SDA	Serial Data Input			
C3	SCL	Serial Clock Input			
C4	C _{BYPASS}	Half-Supply Bypass Capacitor			
C5	VOC	Headphone return bias output			
D1	AV _{DD}	Analog Power Supply			
D2	LSV _{DD}	Loudspeaker Power Supply			
D3	I2CV _{DD}	I2C Interface Power Supply			
D4	AV _{DD}	Analog Power Supply			
D5	R _{HP}	Right Headphone Output			
E1	LS-	Loudspeaker Output Negative			
E2	GND	Ground			
E3	LS+	Loudspeaker Output Positive			
E4	GND	Ground			
E5	L _{HP}	Left Headphone Output			

Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

 Vapor Phase (60 sec.)
 215°C

 Infrared (15 sec.)
 220°C

Thermal Resistance

 θ_{JA} (typ) - TLA25CBA 65°C/W

Operating Ratings

Temperature Range -40°C to 85°C Supply Voltage (V_{DD}) $2.7\text{V} \le \text{V}_{DD} \le 5.5\text{V}$ Supply Voltage (I²C) $2.2\text{V} \le \text{V}_{DD} \le 5.5\text{V}$ Supply Voltage (Loudspeaker V_{DD}) $2.7\text{V} \le \text{V}_{DD} \le 5.5\text{V}$

Electrical Characteristics 3.3V (Notes 2, 7)

The following specifications apply for $V_{DD} = 3.3V$, $T_A = 25$ °C, and all gains are set for 0dB unless otherwise specified.

Symbol	Parameter	Conditions	LM4	Units	
			Typical (Note 4)	Limits (Note 5)	(Limits)
	Out and County County	Output Modes 2, 4, 6 V _{IN} = 0V; No load, OCL = 0 (Table 2)	4.5	6.5	mA (max)
DDQ	Quiescent Supply Current	Output Modes 1, 3, 5, 7 V _{IN} = 0V; No load, BTL, OCL = 0 (Table 2)	6.5	8	mA (max)
SD	Shutdown Current	Output Mode 0	0.1	1	μA (max)
,	Output Offset Voltage	V _{IN} = 0V, Mode 7, Mono	2	15	mV (max)
/ _{os}	Output Offset Voltage	V _{IN} = 0V, Mode 7, Headphones	2	15	mV (max)
.	Output Power	MONO $_{\rm OUT}$; R _L = 8Ω THD+N = 1%; f = 1kHz, BTL, Mode 1	500	400	mW (min)
Po	Output Power	R_{OUT} and L_{OUT} ; R_L = 32Ω THD+N = 1%; f = 1kHz, SE, Mode 4	37	33	mW (min)
	Total Harmonic Distortion Plus	$\begin{aligned} & \text{MONO}_{\text{OUT}} \\ & \text{f} = 1 \text{kHz}, \text{P}_{\text{OUT}} = 250 \text{mW}; \\ & \text{R}_{\text{L}} = 8 \Omega, \text{BTL}, \text{Mode 1} \end{aligned}$	0.03		%
ΓHD+N	Noise	R_{OUT} and L_{OUT} f = 1kHz, P_{OUT} = 12mW; R_{L} = 32 Ω , SE, Mode 4	0.02		%
		A-weighted, 0dB inputs terminated, output referred			
		Speaker; Mode 1	39		μV
		Speaker; Mode 3	39		μV
		Speaker; Mode 5	42		μV
	Outrot Nais	Speaker; Mode 7	38		μV
l _{OUT}	Output Noise	Headphone; SE, Mode 2	15		μV
		Headphone; SE, Mode 4	15		μV
		Headphone; SE, Mode 6	17		μV
		Headphone; OCL, Mode 2	12		μV
		Headphone; OCL, Mode 4	15		μV
		Headphone; OCL, Mode 6	17		μV

5

Symbol	Parameter	Conditions	LM ²	1947	Units
			Typical (Note 4)	Limits (Note 5)	(Limits)
		$V_{RIPPLE} = 200 \text{mV}_{PP}$; f = 217Hz, R _L = 8 Ω , C _B = 2.2 μ F, BTL			
		All audio inputs terminated to GND; output referred			
	Power Supply Rejection Ratio Loudspeaker out	BTL, Output Mode 1	79		dB
		BTL, Output Mode 3	78		dB
		BTL, Output Mode 5	79		dB
		BTL, Output Mode 7	80		dB
PSRR		$V_{RIPPLE} = 200 mV_{PP}$; f = 217Hz, R _L = 32 Ω , C _B = 2.2 μ F, BTL All audio inputs terminated to GND; output referred			
	Power Supply Rejection Ratio	SE, Output Mode 2	78		dB
	R _{OUT} and L _{OUT}	SE, Output Mode 4	71		dB
		SE, Output Mode 6	71		dB
		OCL, Output Mode 2	83		dB
		OCL, Output Mode 4	74		dB
		OCL, Output Mode 6	74		dB
η	Class D Efficiency	Output Mode 1, 3, 5	86		%
CMRR	Common-Mode-Rejection Ratio	$f = 217Hz$, $V_{CM} = 1Vpp$, Mode 1, BTL, $R_L = 8\Omega$	-49		dB
		Headphone, $P_O = 12$ mW, $f = 1$ kHz, OCL, Mode 4, $R_L = 32\Omega$	-58		dB
XTALK	Crosstalk	Headphone, $P_O = 12mW$, $f = 1kHz$, SE, Mode 4, $R_L = 32\Omega$	-73		dB
т	Make the Time from Chutdour	$C_B = 2.2\mu F$, OCL, $R_L = 32\Omega$	90		ms
T _{WU}	Wake-Up Time from Shutdown	$C_B = 2.2 \mu F, SE, R_L = 32 \Omega$	115		ms
	Volume Control Step Size Error		±0.2		dB
	Digital Valuma Banga	Input referred maximum attenuation	-59.5	-60.25 -58.75	dB (min) dB (max)
	Digital Volume Range	Input referred maximum gain	+18	17.25 18.75	dB (min) dB (max)
	Mute Attenuation	Output Mode 1, 3, 5	87		dB (min)
	MONO_IN Input Impedance	Maximum gain setting	12	8 14	$k\Omega$ (min) $k\Omega$ (max)
	R _{IN} and L _{IN} Input Impedance	Maximum attenuation setting	100	75 125	$k\Omega$ (min) $k\Omega$ (max)

Electrical Characteristics 5V (Notes 2, 7)

The following specifications apply for $V_{DD} = 5V$, $T_A = 25^{\circ}C$ and all gains are set for 0dB unless otherwise specified.

Symbol	Parameter	Conditions	LM4	LM4947		
			Typical (Note 4)	Limits (Note 5)	(Limits)	
		Output Modes 2, 4, 6 V _{IN} = 0V; No load, OCL = 0 (Table 2)	5.4	7.5	mA	
DDQ	Quiescent Supply Current	Output Modes 1, 3, 5, 7 V _{IN} = 0V; No load, BTL, OCL = 0 (Table 2)	7.6	12	mA	
I _{SD}	Shutdown Current	Output Mode 0	0.1	1	μA (max)	
	O. day d Office d Vielland	V _{IN} = 0V, Mode 7, Mono	2	15	mV (max)	
V _{os}	Output Offset Voltage	V _{IN} = 0V, Mode 7, Headphones	2	15	mV (max)	
D.	Output Power	MONO _{OUT} ; R _L = 8Ω THD+N = 1%; f = 1kHz, BTL, Mode 1	1.19		W	
P _o	Output Power	R_{OUT} and L_{OUT} ; R_{L} = 32 Ω THD+N = 1%; f = 1kHz, SE, Mode 4	87		mW	
	Tabel Hamanaia Biatadian Maia	$\begin{aligned} &\text{MONO}_{\text{OUT}}\\ &\text{f} = 1 \text{kHz}, \text{P}_{\text{OUT}} = 500 \text{mW};\\ &\text{R}_{\text{L}} = 8 \Omega, \text{BTL}, \text{Mode 1} \end{aligned}$	0.04		%	
THD+N	Total Harmonic Distortion + Noise	R_{OUT} and L_{OUT} f = 1kHz, P_{OUT} = 30mW; R_{L} = 32 Ω , SE, Mode 4	0.01		%	
		A-weighted, 0dB inputs terminated, output referred				
		Speaker; Mode 1	38		μV	
		Speaker; Mode 3	38		μV	
		Speaker; Mode 5	39		μV	
. 1	0	Speaker; Mode 7	36		μV	
N _{OUT}	Output Noise	Headphone; SE, Mode 2	21		μV	
		Headphone; SE, Mode 4	21		μV	
		Headphone; SE, Mode 6	24		μV	
		Headphone; OCL, Mode 2	16		μV	
		Headphone; OCL, Mode 4	16		μV	
		Headphone; OCL, Mode 6	19		μV	

Symbol	Parameter	Conditions	LM ²	1947	Units
			Typical (Note 4)	Limits (Note 5)	(Limits)
		$V_{RIPPLE} = 200 \text{mV}_{PP}$; f = 217Hz, $R_L = 8\Omega$, $C_B = 2.2\mu\text{F}$, BTL			
	Power Supply Rejection Ratio	All audio inputs terminated to GND; output referred			
	Loudspeaker out	BTL, Output Mode 1	70		dB
		BTL, Output Mode 3	61		dB
		BTL, Output Mode 5	64		dB
		BTL, Output Mode 7	61		dB
PSRR		V_{RIPPLE} = 200m V_{PP} ; f = 217Hz, R_{L} = 32 Ω , C_{B} = 2.2 μ F, BTL All audio inputs terminated to GND; output referred			
	Power Supply Rejection Ratio	SE, Output Mode 2	72		dB
	R _{OUT} and L _{OUT}	SE, Output Mode 4	70		dB
		SE, Output Mode 6	65		dB
		OCL, Output Mode 2	76		dB
		OCL, Output Mode 4	72		dB
		OCL, Output Mode 6	70		dB
η	Class D Efficiency	Output Mode 1, 3, 5	86		%
CMRR	Common-Mode Rejection Ratio	$f = 1kHz$, $V_{CM} = 1Vpp$, 0dB gain, Mode 1, BTL, $R_L = 8\Omega$	-49		dB
XTALK	Crosstalk	Headphone, P _O = 30mW, f = 1kHz, OCL, Mode 4	-55		dB
ATALK	Ciossiain	Headphone, P _O = 30mW, f = 1kHz, SE, Mode 4	-72		dB
-	Webs the Time from Obottolesses	$C_{B} = 2.2 \mu F$, OCL, $R_{L} = 32 \Omega$	116		ms
T_{WU}	Wake-Up Time from Shutdown	$C_{B} = 2.2 \mu F, SE, R_{L} = 32 \Omega$	150		ms
	Volume Control Step Size Error		±0.2		dB
		Input referred maximum attenuation	-59.5		dB
	Digital Volume Range	Input referred maximum gain	+18		dB
	Mute Attenuation	Output Mode 1, 3, 5	90		dB (min)
	MONO_IN Input Impedance	Maximum gain setting	11		$k\Omega$ (min) $k\Omega$ (max)
	R _{IN} and L _{IN} Input Impedance	Maximum attenuation setting	100		kΩ (min) kΩ (max)

[2C] (Notes 2, 7) The following specifications apply for V_{DD} = 5V and 3.3V, T_A = 25°C unless otherwise specified.

Symbol	Parameter	Conditions	L	M4947	Units
			Typical (Note 4)	Limits (Note 5)	(Limits)
t ₁	Clock Period			2.5	μs (max)
t ₂	Clock Setup Time			100	ns (min)
t ₃	Data Hold Time			100	ns (min)
t ₄	Start Condition Time			100	ns (min)
t ₅	Stop Condition Time			100	ns (min)
V _{IH}	SPI Input Voltage High			0.7xl ² C V _{DD}	V (min)
V _{IL}	SPI Input Voltage Low			0.3xl ² C V _{DD}	V (max)

I²C Protocol Information

The I²C address for the LM4947 is determined using the ID_ENB pin. The LM4947's two possible I²C chip addresses are of the form 111110 X_1 0 (binary), where $X_1 = 0$, if ID_ADDR

is logic LOW; and $\rm X_1=1$, if ID_ENB is logic HIGH. If the I²C interface is used to address a number of chips in a system, the LM4947's chip address can be changed to avoid any possible address conflicts.




FIGURE 3. I²C Bus Format






FIGURE 4. I²C Timing Diagram

- Note 1: See AN-450 "Surface Mounting and their effects on Product Reliability" for other methods of soldering surface mount devices.
- **Note 2:** Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- Note 3: Human body model, 100pF discharged through a $1.5k\Omega$ resistor.
- Note 4: Typical specifications are specified at +25°C and represent the most likely parametric norm.
- Note 5: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).
- Note 6: Machine Model ESD test is covered by specification EIAJ IC-121-1981. A 200pF cap is charged to the specified voltage, then discharged directly into the IC with no external series resistor (resistance of discharge path must be under 50Ω).
- Note 7: All voltages are measured with respect to the ground pin, unless otherwise specified.
- Note 8: The given θ_{JA} for an LM4947TL mounted on a demonstration board with a 9in² area of 1oz printed circuit board copper ground plane.
- Note 9: Datasheet min/max specifications are guaranteed by design, test, or statistical analysis.

Typical Performance Characteristics






OUTPUT POWER (W)


20173543

THD+N vs Output Power V_{DD} = 3.3V, R_L = 8Ω , f = 1kHz Mode 5, MONO




2017354

THD+N vs Output Power V_{DD} = 3.3V, R_L = 32 Ω , f = 1kHz, Diff In Mode 2, SE



20173547


THD+N vs Output Power $V_{DD} = 3.3V, R_L = 8\Omega, f = 1 \text{kHz}$ Mode 3, MONO



FOI FOWLK (W)


20173544

THD+N vs Output Power V_{DD} = 3.3V, R_L = 32 Ω , f = 1kHz, Diff In Mode 2, OCL




20173546

THD+N vs Output Power $\label{eq:VDD} V_{DD} = 3.3V, \ R_L = 32\Omega, \ f = 1 \text{kHz}, \ \text{Diff In} \\ \text{Mode 4, OCL}$




THD+N vs Output Power $V_{DD} = 3.3V$, $R_L = 32\Omega$, f = 1kHz, Diff In Mode 4, SE




20173549

THD+N vs Output Power V_{DD} = 3.3V, R_L = 32 Ω , f = 1kHz, Diff In Mode 6, SE




20173515

THD+N vs Output Power $V_{DD} = 5V$, $R_L = 8\Omega$, f = 1kHz Mode 3, MONO




20173553

THD+N vs Output Power V_{DD} = 3.3V, R_L = 32 Ω , f = 1kHz, Diff In Mode 6, OCL




20173550

THD+N vs Output Power $V_{DD} = 5V$, $R_L = 8\Omega$, f = 1kHzMode 1, MONO



20173552


THD+N vs Output Power $V_{DD} = 5V$, $R_L = \dot{8}\Omega$, f = 1kHz Mode 5, MONO




OUTPUT POWER (W)

20173554

THD+N vs Output Power V_{DD} = 5V, R_L = 32 Ω , f = 1kHz, Diff In Mode 2, OCL




THD+N vs Output Power V_{DD} = 5V, R_L = 32 Ω , f = 1kHz, Diff In Mode 4, OCL




20173557

THD+N vs Output Power V_{DD} = 5V, R_L = 32 Ω , f = 1kHz, Diff In Mode 6, OCL




THD+N vs Output Power $\label{eq:VDD} V_{DD} = 5V, \ R_L = 32\Omega, \ f = 1 \text{kHz}, \ \text{Diff In} \\ \text{Mode 2, SE}$




20173556

THD+N vs Output Power $\label{eq:VDD} V_{DD} = 5V, \ R_L = 32\Omega, \ f = 1kHz, \ Diff \ In \\ Mode \ 4, \ SE$




20173558

THD+N vs Output Power V_{DD} = 5V, R_L = 32 Ω , f = 1kHz, Diff In Mode 6, SE




THD+N vs Frequency V_{DD} = 3.3V, R_L = 8Ω , P_O = 250mW Diff In, Mode 1



FREQUENCY (Hz)

20173525

THD+N vs Frequency ${ m V_{DD}}$ = 3.3V, ${ m R_L}$ = 8Ω , ${ m P_O}$ = 250mW Diff In, Mode 3




/1 (112)

20173527


20173529

THD+N vs Frequency $\begin{aligned} \text{V}_{\text{DD}} &= 3.3 \text{V}, \, \text{R}_{\text{L}} = 32 \Omega, \, \text{P}_{\text{O}} = 12 \text{mW} \\ \text{Mode 2, SE} \end{aligned}$



FREQUENCY (Hz)


THD+N vs Frequency V_{DD} = 3.3V, R_L = 8Ω , P_O = 250mW Diff In, Mode 5



FREQUENCY (Hz)

20173526


THD+N vs Frequency V_{DD} = 3.3V, R_L = 32 Ω , P_O = 12mW Mode 2, OCL



FREQUENCY (Hz)


20173528


THD+N vs Frequency $\begin{aligned} \text{V}_{\text{DD}} &= 3.3\text{V}, \, \text{R}_{\text{L}} = 32\Omega, \, \text{P}_{\text{O}} = 12\text{mW} \\ \text{Mode 4,7, OCL} \end{aligned}$



FREQUENCY (Hz)


20173530






20173531

FREQUENCY (Hz)






20173533


20173535

THD+N vs Frequency $V_{DD} = 5V, R_L = 8\Omega, P_O = 500mW$ Diff In, Mode 3



FREQUENCY (Hz)


THD+N vs Frequency $V_{DD} = 3.3V, R_L = 32\Omega, P_O = 12mW$ Mode 6, OCL



FREQUENCY (Hz)

20173532


THD+N vs Frequency V_{DD} = 5V, R_L = 8 Ω , P_O = 500mW Diff In, Mode 1



FREQUENCY (Hz)


20173534

THD+N vs Frequency $V_{DD} = 5V, R_L = 8\Omega, P_O = 500mW$ Diff In, Mode 5



FREQUENCY (Hz)

THD+N vs Frequency V_{DD} = 5V, R_L = 32 Ω , P_O = 30mW Diff In, Mode 2, OCL




THD+N vs Frequency

 $V_{DD} = 5V, R_{L} = 32\Omega, P_{O} = 30mW$

FREQUENCY (Hz)

20173537


THD+N vs Frequency V_{DD} = 5V, R_L = 32 Ω , P_O = 30mW Diff In, Mode 4,7, SE




THD+N vs Frequency

 $V_{DD} = 5V$, $R_L = 32\Omega$, $P_O = 30$ mW Diff In, Mode 2, SE

20173538




20173539




20173540

THD+N vs Frequency $V_{DD} = 5V$, $R_L = 32\Omega$, $P_O = 30$ mW Diff In, Mode 6, OCL




20173541

THD+N vs Frequency $\begin{aligned} \text{V}_{\text{DD}} &= 5\text{V}, \, \text{R}_{\text{L}} = 32\Omega, \, \text{P}_{\text{O}} = 30\text{mW} \\ \text{Diff In, Mode 6, SE} \end{aligned}$




FREQUENCY (Hz)

PSRR vs Frequency V_{DD} = 3.3V, A_V = 0dB Mode 1, MONO




20173516

$\begin{aligned} \text{PSRR vs Frequency} \\ \text{V}_{\text{DD}} &= 3.3 \text{V}, \, \text{A}_{\text{V}} = 0 \text{dB} \\ \text{Mode 2, SE} \end{aligned}$




20173518

$\begin{array}{c} \text{PSRR vs Frequency} \\ \text{V}_{\text{DD}} = 3.3 \text{V}, \, \text{A}_{\text{V}} = 0 \text{dB} \\ \text{Mode 4, OCL} \end{array}$




20173520

PSRR vs Frequency V_{DD} = 3.3V, A_V = 0dB Mode 2. OCL




20173517

PSRR vs Frequency V_{DD} = 3.3V, A_V = 0dB Mode 3, MONO




20173519

PSRR vs Frequency $V_{DD} = 3.3V, A_V = 0dB$ Mode 4, SE




PSRR vs Frequency V_{DD} = 3.3V, A_V = 0dB Mode 5, MONO



20173522


-10 -20 -30 -40 -50

PSRR vs Frequency $V_{DD} = 3.3V$, $A_V = 0$ dB Mode 6. OCL




20173523

$\begin{aligned} \text{PSRR vs Frequency} \\ \text{V}_{\text{DD}} &= 3.3 \text{V}, \, \text{A}_{\text{V}} = 0 \text{dB} \\ \text{Mode 6, SE} \end{aligned}$




201735a4

PSRR vs Frequency V_{DD} = 3.3V, A_V = 0dB Mode 7, MONO




201735a5

PSRR vs Frequency V_{DD} = 5V, A_V = 0dB Mode 1, MONO




201735a6

PSRR vs Frequency V_{DD} = 5V, A_V = 0dB Mode 2, OCL




201735a7


PSRR vs Frequency $V_{DD} = 5V$, $A_V = 0$ dB Mode 2, SE



201735a8




$\begin{aligned} & \text{PSRR vs Frequency} \\ & \text{V}_{\text{DD}} = 5\text{V}, \, \text{A}_{\text{V}} = 0\text{dB} \\ & \text{Mode 5, MONO} \end{aligned}$



201735b2


19

PSRR vs Frequency V_{DD} = 5V, A_V = 0dB Mode 3, MONO




201735a9

$\begin{array}{c} \text{PSRR vs Frequency} \\ \text{V}_{\text{DD}} = 5\text{V}, \, \text{A}_{\text{V}} = 0\text{dB} \\ \text{Mode 4, SE} \end{array}$




201735b1

PSRR vs Frequency $V_{DD} = 5V$, $A_{V} = 0$ dB Mode 6, OCL




201735b3

PSRR vs Frequency $V_{DD} = 5V$, $A_V = 0$ dB Mode 6, SE




201735b4

Power Dissipation vs Output Power $\label{eq:VDD} \begin{aligned} V_{DD} &= 3.3V, \ R_L = 32\Omega, \ f = 1 \text{kHz} \\ &\text{Mode 7, OCL} \end{aligned}$




201735c9

Power Dissipation vs Output Power V_{DD} = 3.3V, R_L = 8Ω , f = 1kHz Mode 1, 3, 5, MONO




PSRR vs Frequency $V_{DD} = 5V$, $A_V = 0$ dB Mode 7, MONO




201735b5

Power Dissipation vs Output Power V_{DD} = 3.3V, R_L = 32 Ω , f = 1kHz Mode 7, SE




201735d0

Power Dissipation vs Output Power $\begin{aligned} \text{V}_{\text{DD}} &= 3.3 \text{V}, \text{ R}_{\text{L}} = 32 \Omega, \text{ f} = 1 \text{kHz} \\ \text{Mode 2, 4, 6, OCL} \end{aligned}$




201735b6

Power Dissipation vs Output Power V_{DD} = 3.3V, R_L = 32 Ω , f = 1kHz Mode 2, 4, 6, SE




20173598

Power Dissipation vs Output Power V_{DD} = 5V, R_L = 32 Ω , f = 1kHz Mode 7, SE




201735c1

Power Dissipation vs Output Power V_{DD} = 5V, R_L = 32 Ω , f = 1kHz Mode 2, 4, 6, OCL




201735b8

Power Dissipation vs Output Power $V_{DD} = 5V$, $R_L = 32\Omega$, f = 1kHz Mode 7, OCL




201735c0

Power Dissipation vs Output Power V_{DD} = 5V, R_L = 8 Ω , f = 1kHz Mode 1, 3, 5, MONO




201735b7

Power Dissipation vs Output Power $\begin{aligned} V_{DD} &= 5V, \, R_L = 32\Omega, \, f = 1kHz \\ &\quad Mode \, 2, \, 4, \, 6, \, SE \end{aligned}$




201735b9

Crosstalk vs Frequency $V_{DD} = 3.3V, R_L = 32\Omega, P_O = 12mW$ Mode 4, OCL




20173573

Crosstalk vs Frequency V_{DD} = 5V, R_L = 32 Ω , P_O = 30mW Mode 4, OCL




20173575

Supply Current vs Supply Voltage No Load, Mode 7, OCL



201735c2


Crosstalk vs Frequency $V_{DD} = 3.3V, R_L = 32\Omega, P_O = 12mW$ Mode 4, SE



FREQUENCY (Hz)


20173574

Crosstalk vs Frequency V_{DD} = 5V, R_L = 32 Ω , P_O = 30mW Mode 4, SE




20173576

Supply Current vs Supply Voltage No Load, Mode 7, SE




20173578

Supply Current vs Supply Voltage No Load, Mode 1, 3, 5, MONO



201735d1


Supply Current vs Supply Voltage No Load, Mode 2, 4, 6, Headphone SE




20173581

201735c7


Output Power vs Supply Voltage $R_1 = 32\Omega$, Mode 2, 4, 6, OCL




Supply Current vs Supply Voltage No Load, Mode 2, 4, 6, OCL




251760






20173587


Output Power vs Supply Voltage $R_1 = 32\Omega$, Mode 2, 4, 6, SE




Output Power vs Supply Voltage $R_1 = 32\Omega$, Mode 7, OCL



Efficiency vs Output Power $V_{DD} = 3.3V, R_L = 8\Omega, Mode 1, 3, 5, BTL$




Output Power vs Supply Voltage $R_1 = 32\Omega$, Mode 7, SE



20173591

Efficiency vs Output Power $V_{DD} = 5V$, $R_L = 8\Omega$, Mode 1, 3, 5, BTL



201735c6

Application Information

I²C PIN DESCRIPTION

SDA: This is the serial data input pin. SCL: This is the clock input pin.

ID_ENB: This is the address select input pin.

12C COMPATIBLE INTERFACE

The LM4947 uses a serial bus which conforms to the I²C protocol to control the chip's functions with two wires: clock (SCL) and data (SDA). The clock line is uni-directional. The data line is bi-directional (open-collector). The maximum clock frequency specified by the I²C standard is 400kHz. In this discussion, the master is the controlling microcontroller and the slave is the LM4947.

The I²C address for the LM4947 is determined using the ID_ENB pin. The LM4947's two possible I²C chip addresses are of the form 111110 X_1 0 (binary), where X_1 =0, if ID_ADDR is logic LOW; and X_1 =1, if ID_ENB is logic HIGH. If the I²C interface is used to address a number of chips in a system, the LM4947's chip address can be changed to avoid any possible address conflicts.

The bus format for the I²C interface is shown in Figure 3. The bus format diagram is broken up into six major sections:

The "start" signal is generated by lowering the data signal while the clock signal is HIGH. The start signal will alert all devices attached to the I²C bus to check the incoming address against their own address.

The 8-bit chip address is sent next, most significant bit first. The data is latched in on the rising edge of the clock. Each address bit must be stable while the clock level is HIGH.

After the last bit of the address bit is sent, the master releases the data line HIGH (through a pull-up resistor). Then the master sends an acknowledge clock pulse. If the LM4947 has received the address correctly, then it holds the data line LOW during the clock pulse. If the data line is not held LOW during the acknowledge clock pulse, then the master should abort the rest of the data transfer to the LM4947.

The 8 bits of data are sent next, most significant bit first. Each data bit should be valid while the clock level is stable HIGH.

After the data byte is sent, the master must check for another acknowledge to see if the LM4947 received the data.

The "stop" signal ends the transfer. To signal "stop", the data signal goes HIGH while the clock signal is HIGH. The data line should be held HIGH when not in use.

I2C INTERFACE POWER SUPPLY PIN (I2CVpp)

The LM4947's I²C interface is powered up through the I²CV_{DD} pin. The LM4947's I²C interface operates at a voltage level set by the I²CV_{DD} pin which can be set independent to that of the main power supply pin V_{DD}. This is ideal whenever logic levels for the I²C interface are dictated by a microcontroller or microprocessor that is operating at a lower supply voltage than the main battery of a portable system.

TABLE 1. Chip Address

	A7	A6	A5	A4	A3	A2	A1	A 0
Chip Address	1	1	1	1	1	0	EC	0
ID_ADDR = 0	1	1	1	1	1	0	0	0
ID_ADDR =	1	1	1	1	1	0	1	0

TABLE 2. Control Registers

	D7	D6	D5	D4	D3	D2	D1	D0
Mode Control	0	0	SE/Diff (select)	0	OCL (select)	MC2	MC1	MC0
Programmable 3D	0	1	L2R2 (select)	L1R1 (select)	N3D3	N3D2	N3D1	N3D0
Mono Volume Control	1	0	0	MVC4	MVC3	MVC2	MVC1	MVC0
Left Volume Control	1	1	0	LVC4	LVC3	LVC2	LVC1	LVC0
Right Volume Control	1	1	1	RVC4	RVC3	RVC2	RVC1	RVC0

- 1. Bits MVC0 MVC4 control 32 step volume control for MONO input
- 2. Bits LVC0 LVC4 control 32 step volume control for LEFT input
- 3. Bits RVC0 RVC4 control 32 step volume control for RIGHT input
- 4. Bits MC0 MC2 control 8 distinct modes
- 5. Bits N3D3, N3D2, N3D1, N3D0 control programmable 3D function
- 6. N3D0 turns the 3D function ON (N3D0 = 1) or OFF (N3D0 = 0)
- 7. Bit OCL selects between SE with output capacitor (OCL = 0) or SE without output capacitors (OCL = 1). Default is OCL = 0
- 8. N3D1 selects between two different 3D configurations
- 9. SE/Diff-SE/Diff = 0 for SE mode; SE/Diff = 1 for Diff mode

TABLE 3. Programmable National 3D Audio

	N3D3	N3D2
Low	0	0
Medium	0	1
High	1	0
Maximum	1	1

TABLE 4. Input/Output Control

	L2R2	L1R1	SE/DIFF
Select L _{IN1} and R _{IN1} Stereo Pair	0	1	0
Select L _{IN2} and R _{IN2} Stereo Pair	1	0	0
Select L _{IN1} +L _{IN2} and R _{IN1} +R _{IN2} Stereo Pair	1	1	0
Sets Stereo Inputs to Differential	х	х	1

X = Don't Care

TABLE 5. Output Volume Control Table

Volume Step	xVC4	xVC3	xVC2	xVC1	xVC0	Gain, dB
1	0	0	0	0	0	-59.50
2	0	0	0	0	1	-48.00
3	0	0	0	1	0	-40.50
4	0	0	0	1	1	-34.50
5	0	0	1	0	0	-30.00
6	0	0	1	0	1	-27.00
7	0	0	1	1	0	-24.00
8	0	0	1	1	1	-21.00
9	0	1	0	0	0	-18.00
10	0	1	0	0	1	-15.00
11	0	1	0	1	0	-13.50
12	0	1	0	1	1	-12.00
13	0	1	1	0	0	-10.50
14	0	1	1	0	1	-9.00
15	0	1	1	1	0	-7.50
16	0	1	1	1	1	-6.00
17	1	0	0	0	0	-4.50
18	1	0	0	0	1	-3.00
19	1	0	0	1	0	-1.50
20	1	0	0	1	1	0.00
21	1	0	1	0	0	1.50
22	1	0	1	0	1	3.00
23	1	0	1	1	0	4.50
24	1	0	1	1	1	6.00
25	1	1	0	0	0	7.50
26	1	1	0	0	1	9.00
27	1	1	0	1	0	10.50
28	1	1	0	1	1	12.00
29	1	1	1	0	0	13.50
30	1	1	1	0	1	15.00
31	1	1	1	1	0	16.50
32	1	1	1	1	1	18.00

^{1.} x = M, L, or R

TABLE 6. Output Mode Selection

Output Mode Number	MC2	MC1	MC0	Handsfree Mono Output	Right HP Output	Left HP Output
0	0	0	0	SD	SD	SD
1	0	0	1	2 x G _M x M	MUTE	MUTE
2	0	1	0	SD	G _M x M	G _M x M
3	0	1	1	G _L x L + G _R x R	MUTE	MUTE
4	1	0	0	SD	G _R x R	G _L x L
5	1	0	1	$G_L \times L + G_R \times R + 2(G_M \times M)$	MUTE	MUTE
6	1	1	0	SD	G _R x R + G _M x M	$G_L \times L + G_M \times M$
7	1	1	1	$G_R \times R + G_L \times L$	G _R x R	G _L x L

Note: L and R are selected by modes from Table 4.

On initial POWER ON, the default mode is 000

M = Mono

 $R = R_{IN}$

L = L_{IN}

SD = Shutdown

MUTE = Mute Mode

G_M = Mono volume control gain

G_R = Right stereo volume control gain

G_L = Left stereo volume control gain

NATIONAL 3D ENHANCEMENT

The LM4947 features a stereo headphone, 3D audio enhancement effect that widens the perceived soundstage from a stereo audio signal. The 3D audio enhancement creates a perceived spatial effect optimized for stereo headphone listening. The LM4947 can be programmed for a "narrow" or "wide" soundstage perception. The narrow soundstage has a more focused approaching sound direction, while the wide soundstage has a spatial, theater-like effect. Within each of these two modes, four discrete levels of 3D effect that can be programmed: low, medium, high, and maximum (Table 2), each level with an ever increasing aural effect, respectively. The difference between each level is 3dB.

The external capacitors, shown in Figure 6, are required to enable the 3D effect. The value of the capacitors set the cutoff frequency of the 3D effect, as shown by Equations 1 and 2. Note that the internal $20k\Omega$ resistor is nominal ($\pm 25\%$).




FIGURE 5. External 3D Effect Capacitors

$$f_{3DL(-3dB)} = 1 / 2\pi * 20k\Omega * C_{3DL}$$
 (1)

$$f_{3DR(-3dB)} = 1 / 2\pi * 20k\Omega * C_{3DR}$$
 (2)

Optional resistors R_{3DL} and R_{3DR} can also be added (Figure 7) to affect the -3dB frequency and 3D magnitude.

(internal resistors) C3DL CHP3D1 C3DR C3DR C3DR

20173508

FIGURE 6. External RC Network with Optional $\rm R_{3DL}$ and $\rm R_{3DR}$ Resistors

R_{3DL}

$$f_{3DL(-3dB)} = 1 / 2\pi * (20k\Omega + R_{3DL}) * C_{3DL}$$
 (3)

R_{3DR}

$$f_{3DR(-3dB)} = 1 / 2\pi * 20k\Omega + R_{3DR}) * C_{3DR}$$
 (4)

 Δ AV (change in AC gain) = 1 / 1 + M, where M represents some ratio of the nominal internal resistor, 20k Ω (see example below).

$$C_{\text{Equivalent}} \text{ (new)} = C_{3D} / 1 + M \tag{6}$$

$$f_{3dR}(3D) = 1 / 2\pi (1 + M)(20k\Omega * C_{3D})$$
 (5)

TABLE 7. Pole Locations

$R_{3D}(k\Omega)$	C _{3D} (nF)	M	ΔAV (dB)	f-3dB (3D)	Value of C _{3D}	new Pole
(optional)				(Hz)	to keep same	Location
					pole location	(Hz)
					(nF)	
0	68	0	0	117		
1	68	0.05	-0.4	111	64.8	117
5	68	0.25	-1.9	94	54.4	117
10	68	0.50	-3.5	78	45.3	117
20	68	1.00	-6.0	59	34.0	117

PCB LAYOUT AND SUPPLY REGULATION CONSIDERATIONS FOR DRIVING 8Ω LOAD

Power dissipated by a load is a function of the voltage swing across the load and the load's impedance. As load impedance decreases, load dissipation becomes increasingly dependent on the interconnect (PCB trace and wire) resistance between the amplifier output pins and the load's connections. Residual trace resistance causes a voltage drop, which results in power dissipated in the trace and not in the load as desired. For example, 0.1Ω trace resistance reduces the output power dissipated by an 8Ω load from 158.3mW to 156.4mW. The problem of decreased load dissipation is exacerbated as load impedance decreases. Therefore, to maintain the highest load dissipation and widest output voltage swing, PCB traces that connect the output pins to a load must be as wide as possible.

Poor power supply regulation adversely affects maximum output power. A poorly regulated supply's output voltage decreases with increasing load current. Reduced supply voltage causes decreased headroom, output signal clipping, and reduced output power. Even with tightly regulated supplies, trace resistance creates the same effects as poor supply regulation. Therefore, making the power supply traces as wide as possible helps maintain full output voltage swing.

POWER DISSIPATION AND EFFICIENCY

In general terms, efficiency is considered to be the ratio of useful work output divided by the total energy required to produce it with the difference being the power dissipated, typically, in the IC. The key here is "useful" work. For audio systems, the energy delivered in the audible bands is considered useful including the distortion products of the input signal. Sub-sonic (DC) and super-sonic components (>22kHz) are not useful. The difference between the power flowing from the power supply and the audio band power being transduced is dissipated in the LM4947 and in the transducer load. The amount of power dissipation in the LM4947 is very low. This is because the ON resistance of the switches used to form the output waveforms is typically less than 0.25Ω . This leaves only the transducer load as a potential "sink" for the small excess of input power over audio band output power. The LM4947 dissipates only a fraction of the excess power requiring no additional PCB area or copper plane to act as a heat sink.

The LM4947 also has a pair of single-ended amplifiers driving stereo headphones, R_{HP} and L_{HP} . The maximum internal

power dissipation for R $_{\rm HP}$ and L $_{\rm HP}$ is given by equation (9) and (10). From Equations (9) and (10), assuming a 5V power supply and a 32 Ω load, the maximum power dissipation for L $_{\rm HP}$ and R $_{\rm HP}$ is 40mW, or 80mW total.

$$P_{DMAX-LHP} = (V_{DD})^2 / (2\pi^2 R_L)$$
: Single-ended Mode (7)

$$P_{DMAX-BHP} = (V_{DD})^2 / (2\pi^2 R_I)$$
: Single-ended Mode (8)

The maximum internal power dissipation of the LM4947 occurs when all 3 amplifiers pairs are simultaneously on; and is given by Equation (11).

$$P_{DMAX-TOTAL} =$$

$$P_{DMAX-SPKROUT} + P_{DMAX-LHP} + P_{DMAX-RHP}$$
 (9)

The maximum power dissipation point given by Equation (11) must not exceed the power dissipation given by Equation (12):

$$P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA}$$
 (10)

The LM4947's $T_{JMAX}=150^{\circ}C$. In the ITL package, the LM4947's θ_{JA} is 65°C/W. At any given ambient temperature T_A , use Equation (12) to find the maximum internal power dissipation supported by the IC packaging. Rearranging Equation (12) and substituting $P_{DMAX-TOTAL}$ for P_{DMAX} ' results in Equation (13). This equation gives the maximum ambient temperature that still allows maximum stereo power dissipation without violating the LM4947's maximum junction temperature.

$$T_{A} = T_{JMAX} - P_{DMAX-TOTAL} \theta_{JA}$$
 (11)

For a typical application with a 5V power supply and an 8Ω load, the maximum ambient temperature that allows maximum stereo power dissipation without exceeding the maximum junction temperature is approximately 104°C for the ITL package.

$$T_{JMAX} = P_{DMAX-TOTAL} \theta_{JA} + T_{A}$$
 (12)

Equation (14) gives the maximum junction temperature T_{JMAX} . If the result violates the LM4947's 150°C, reduce the maximum junction temperature by reducing the power supply

voltage or increasing the load resistance. Further allowance should be made for increased ambient temperatures.

The above examples assume that a device is a surface mount part operating around the maximum power dissipation point. Since internal power dissipation is a function of output power, higher ambient temperatures are allowed as output power or duty cycle decreases. If the result of Equation (11) is greater than that of Equation (12), then decrease the supply voltage, increase the load impedance, or reduce the ambient temperature. If these measures are insufficient, a heat sink can be added to reduce θ_{JA} . The heat sink can be created using additional copper area around the package, with connections to the ground pin(s), supply pin and amplifier output pins. External, solder attached SMT heatsinks such as the Thermalloy 7106D can also improve power dissipation. When adding a heat sink, the θ_{JA} is the sum of $\theta_{JC},\,\theta_{CS},$ and $\theta_{SA}.\,(\theta_{JC}$ is the junction-to-case thermal impedance, θ_{CS} is the case-to-sink thermal impedance, and θ_{SA} is the sink-to-ambient thermal impedance). Refer to the Typical Performance Characteristics curves for power dissipation information at lower output power levels.

POWER SUPPLY BYPASSING

As with any power amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. Applications that employ a 5V regulator typically use a 1µF in parallel with a 0.1µF filter capacitors to stabilize the regulator's output, reduce noise on the supply line, and improve the supply's transient response. However, their presence does not eliminate the need for a local 1.1µF tantalum bypass capacitance connected between the LM4947's supply pins and ground. Keep the length of leads and traces that connect capacitors between the LM4947's power supply pin and ground as short as possible. Connecting a 2.2µF capacitor, C_B, between the BYPASS pin and ground improves the internal bias voltage's stability and improves the amplifier's PSRR. The PSRR improvements increase as the bypass pin capacitor value increases. Too large, however, increases turn-on time and can compromise the amplifier's click and pop performance. The selection of bypass capacitor values, especially C_B, depends on desired PSRR requirements, click and pop performance (as explained in the section, Proper Selection of External Components), system cost, and size constraints.

SELECTING EXTERNAL COMPONENTS

Input Capacitor Value Selection

Amplifying the lowest audio frequencies requires high value input coupling capacitor (C_i in Figures 1 & 2). A high value capacitor can be expensive and may compromise space efficiency in portable designs. In many cases, however, the speakers used in portable systems, whether internal or external, have little ability to reproduce signals below 150Hz. Applications using speakers with this limited frequency response reap little improvement by using large input capacitor. The internal input resistor (R_i), nominal $20k\Omega$, and the input capacitor (C_i) produce a high pass filter cutoff frequency that is found using Equation (15).

$$f_c = 1 / (2\pi R_i C_i)$$
 (13)

As an example when using a speaker with a low frequency limit of 150Hz, C_i , using Equation (15) is $0.053\mu F$. The $0.22\mu F$ C_i shown in *Figure 1* allows the LM4947 to drive high effi-

ciency, full range speaker whose response extends below 40Hz.

Bypass Capacitor Value Selection


Besides minimizing the input capacitor size, careful consideration should be paid to value of $C_{\rm B}$, the capacitor connected to the BYPASS bump. Since $C_{\rm B}$ determines how fast the LM4947 settles to quiescent operation, its value is critical when minimizing turn-on pops. The slower the LM4947's outputs ramp to their quiescent DC voltage (nominally $V_{\rm DD}/2$), the smaller the turn-on pop. Choosing $C_{\rm B}$ equal to 1.0µF along with a small value of $C_{\rm i}$ (in the range of 0.1µF to 0.39µF), produces a click-less and pop-less shutdown function. As discussed above, choosing $C_{\rm i}$ no larger than necessary for the desired bandwidth helps minimize clicks and pops. $C_{\rm B}$'s value should be in the range of 5 times to 7 times the value of $C_{\rm i}$. This ensures that output transients are eliminated when power is first applied or the LM4947 resumes operation after shutdown.

DEMO BOARD SCHEMATIC 20173510 STEREO HEADPHONE JACK MONO_IN- = MIN-MONO_IN+ = MIN+ CHP = VOC CT2C_External_Applied_VDD SLEEVE SDA/DATA DCSPI_VDD SCL/CLOCK GN G ADDR/ID_ENB NO CONNECT 7 1 CLSVDD2 Externally_Applied_I2C_VDD RHP3D1 LHP3D1 뒲 uF polarized +CLSVDD1 A3 MONO IN+ A4 RHP3D1 D3 IZCVDD BS LHP3D2 DI AVDD B1 RIN1 C2 SDA B2 LIN2 C3 SCL RINI AVDD LSVDD ADDR ţ. ž MONO IN+ 첧 DCVDD 25 LHP3D1 CBYPASS SDA RHP3D1 ĽŠ MONO IN-RHP3D2 MONO_IN+ MONO IN-J MONO+

Revision History

Rev	Date	Description	
1.0	06/16/06	Initial release.	
1.1	06/19/06	Changed the Class D Efficiency (n) on Typical limit (from 79 to 86) on the 5V specification table.	
1.2	06/22/06	Added more Typ Perf curves.	
1.3	07/18/06	Replaced some of the curves.	
1.4	08/29/06	Text edits.	
1.5	10/18/06	Edited micro SMD pkg drawing, Figure 1, and Figure 2. Changed I _{DDQ} typical and limit values on the 3.3V and 5.0V specification table. Removed CMRR SE condition and changed typical values for CMRR BTL on 3.3V and 5.0V specification table. Changed Mute Attenuation typical value on 5.0V specification table.	
1.6	03/02/07	Edited the 3.3V and 5V EC tables.	
1.7	03/02/07	Composed (CONFIDENTIAL) D/S for customer (SAMSUNG).	
1.8	09/06/07	Edited Table 4.	
1.9	11/09/07	Text edits.	

Physical Dimensions inches (millimeters) unless otherwise noted



 $\begin{array}{c} 25-\text{Bump micro SMD}\\ \text{Order Number LM4947TL}\\ \text{NS Package Number TLA25BBA}\\ \text{Dimensions are in millimeters}\\ X_1=2.517\pm0.01\quad X_2=2.517\pm0.01\quad X_3=0.600\pm0.10 \end{array}$

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench	
Audio	www.national.com/audio	Analog University	www.national.com/AU	
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes	
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts	
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green	
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging	
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality	
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns	
Power Management	www.national.com/power	Feedback	www.national.com/feedback	
Switching Regulators	www.national.com/switchers			
LDOs	www.national.com/ldo			
LED Lighting	www.national.com/led			
PowerWise	www.national.com/powerwise			
Serial Digital Interface (SDI)	www.national.com/sdi			
Temperature Sensors	www.national.com/tempsensors			
Wireless (PLL/VCO)	www.national.com/wireless			

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560